

2

National Taiwan University

Fabrication Processes

半導體及微奈米機電製程概述

 Speaker:林順區教授

 Date
 : 2020/10/06

國立臺灣大學奈米機電系統研究中心





0 0

- Introduction to MEMS Technologies
- Clean room
- Silicon Wafers
- Photolithography
- Film Vapor Deposition
- Silicon Etching Technique
- Conclusions



• Introduction (1) — Father of MEMS

理查·費曼的演講 1959年,美國物理學會年會演講

「There is plenty of room at the bottom」 底下的空間還大的很

• 書本上的字句縮小25,000倍





Introduction (2) — What's MEMS?

微機電系統名稱分類

- 美國: Micro-Electro-Mechanical System (MEMS)
- 日 本: Micromachines
- 歐洲: Micro-Systems Technology (MST)





Introduction (3) — MEMS Technologies

微機電系統產品的優點

超「輕、薄、短、小」
 高附加價值
 符合環保、省能源
 省空間、省材料等



質譜儀 70 Kg, 30000 cm³, 1200 W Europa Scientific, UK



微機電系統技術

微質譜儀晶片 0.2 Kg, 3 cm³, 0.5 W DARPA, USA



high aspect ratio

any lateral shape



Bar structure 400 µm high, Svith parallel sidewalls.





Nickel structure of an electrostatic linear actuator after electroforming and dissolution of the remaining resist parts. The structure height is 80 µm.





Micro-optical bypass switch with electrostatic actuator for moving a mirror.



Micromembrane pump from the small series manufactured at the Research Center, as compared to the size of an ant.

0



 Detail of a 100 µm high PMMA structure
 g of an electrostatic linear actuator. The smallest lateral PMMA structure is
 is 1 µm and forms the gap between the conical capacitor plates.



IMT微系統研究中心所開發的產品 Source: http://www.fzk.de/imt/eimt



Microturbine (Ø = 2.5 mm) for cardiac catheters, power: 40 mW



Introduction (4) — Definition

半導體製程:系指利用半導體材料進行積體電路製作之過程

微機電與奈米機電:應用於微米(um)10-6m與奈米(nm)10-9加工技術研製微細元件及組件,並整合微電子電路與微控制器







Clean room (1) — Background

- Artificial environment with low particle counts
- Started in medical application for post-surgery infection prevention
- Particles kills yield
- IC and MEMS fabrication must in a clean room

Clean room (2) — Background

- First used for surgery room to avoid bacteria contamination
- Adopted in semiconductor industry in 1950
- Smaller device needs higher grade clean room
- Less particle, more expensive to build

Clean room (3) — Clean Room Class

Class 10 is defined as less than 10 particles with diameter larger than 0.5 μm per cubic foot.

- Class 1 is defined as less than 1 such particles per cubic foot.
- 0.18 μm device require higher than Class 1 grade clean room.



Clean room (4) — Definition of Airborne Particulate Cleanliness Class

Class	Particles/ft ³				
	0.1 µm	0.2 μm	0.3 µm	0.5 µm	5 µm
M-1	9.8	2.12	0.865	0.28	
1	35	7.5	3	1	
10	350	75	30	10	
100		750	300	100	
1000				1000	7
10000				10000	70









無塵室縱斷面圖

0

• Clean room (7) — 無塵室之構成(續)



 \cdot

00

Clean room (8) — Cleanroom Structure



Clean room (9) — Mini-environment

- **Class 1000 cleanroom, lower cost**
- Boardroom arrangement, no walls between process and equipment
- Better than class 1 environment around wafers and the process tools
- Automatic wafer transfer between process tools

Clean room (10) — Mini-Environment Cleanroom







00

•••

無塵實驗室與生產工廠



Silicon Wafers

Silicon Wafers (1) — Why Silicon?

- Abundant, inexpensive
- Thermal stability
- Silicon dioxide is a strong dielectric and relatively easy to form
- Silicon dioxide can be used as diffusion doping and etch mask







<100> Orientation Plane

<100> Wafer Etch Pits



<111> Orientation Plane

<111> Wafer Etch Pits










300-mm (12 in.) and 400 mm (16 in.) Czochralskigrown silicon ingots. (Photo courtesy of Sin-Etsu Handotai Co., Tokyo.)







Wafer Lapping

- Rough polished
- conventional, abrasive, slurry-lapping
- To remove majority of surface damage
- To create a flat surface

Wet Etch

- **Remove defects from wafer surface**
- 4:1:3 mixture of HNO₃ (79 wt% in H₂O),
- HF (49 wt% in H₂O), and pure CH₃COOH.
- Chemical reaction:
- $3 \operatorname{Si} + 4 \operatorname{HNO}_3 + 6 \operatorname{HF} \rightarrow 3 \operatorname{H}_2 \operatorname{SiF}_6 + 4 \operatorname{NO} + 8 \operatorname{H}_2 \operatorname{O}$

0 0











Silicon Wafers (5) — N-type Doped Silicon



Silicon Wafers (6) — P-type Doped Silicon



Silicon Wafers (7) — Doping of Silicon



N- and P- Doped

- Increase the conductivity of the semiconductor with impurity
- N- (As, P): donate electrons
 - As⁺, P⁺
 - Majority carrier : electron
 - Minority carrier : hole
- 負摻雜(掺入的五族元素稱為施體)
- P-(B)
 - B-
 - Majority carrier : hole
 - Minority carrier : electron

正掺雜(掺入的三族元素稱為受體)





• Silicon Wafers (8) — 矽晶圓的規格

矽晶圓規格:

4" Silicon Wafer

Type/Dopant: P/Boron ^P type, 掺雜硼 Orientation: (100) Diameter: 100+/-0.5 mm Growth Method: CZ CZ長晶方法 Thickness: 525+/-25 um Resistivity: 20-50 ohm-cm Particle: <=30 @ 0.3 um Front/Back surface: polished/etched TTV: <=10 um 晶圆最大及最小的厚度差 Bow/Warp: <=50 um 彎曲度/撓曲度 Grade: TEST 晶圓為Test等級

註:矽晶圓必須由硬殼包裝盒裝載

4" Si wafer Type/Dopant:P/Boron Orientation:(110) Resistivity:1-10ohm-cm Thickness:500-550um Surface:Polished/Etched Grade:Prime 晶圓為Prime等級 2 Semi-Std Flats on the (111) Plane



	Standard RCA cleaning Process	
	1. 沖D.I. water 5'。 比例與時間各家會有所差異	
_0	去除有機物 2. H₂SO₄:H₂O₂=3:1 煮10'~20' (75℃~85℃)	
	3. 沖D.I. water 5'。	
7	去除氧化膜 4.HF:H2O=1:100 10"~30"(不沾水)SiO2會沾水	
	5. 沖D.I. water 5'。 Si不沾水	
	去除微粒子與有機物 6. NH₄OH:H₂O₂:H₂O=0.25:1:5 煮10'~20' (75℃~85℃)	
	7. 沖D.I. water 5'	
	去除金屬 8. HCl:H₂O₂:H₂O=1:1:6 煮10'~20' (75℃~85℃)	
	9. 沖D.I. water 5'	
	去除氧化膜 10. HF:H2O=1:100 10"~30"(不沾水)	2
	11. 沖D.I. water 5'。	
	12. 用N2 dry。或是旋乾(spinning dry)	0.0
	※先倒入H2O,再倒入酸或驗,若有H2O2則最後倒入。	1
	相當里安!! ※含有HF的廢酸,請倒至HF的專用回收槽。 ● ●	27
		60



光阻的微影程序













真空鍍膜技術之分類

- 化學氣相沉積法(Chemical Vapor Deposition) 熱CVD (Thermal CVD): LPCVD, APCVD 電漿輔助CVD (Plasma-enhanced CVD) 有機金屬CVD (Metal organic CVD)
- 物理氣相沉積法(Physical Vapor Deposition) 濺鍍(Sputtering) 蒸鍍(Evaporation)

薄膜沈積

Chemical Vapor Deposition (CVD)



Polysilicon (~ 2 μm) SiO2 (~ 2 μm) PSG (~ 4 μm) SixNy (~ 0.3 μm) Mainly Si related materials

+ stress controllable

- + high density
- high temperature

PECVD
LPCVD
APCVD
MOCVD
(光電薄膜沈積)







Physical Vapor Deposition (PVD) Sputtering



Metal (Cr, Au, Ni, Fe, Ti, Cu, Pt, ...) Alloy (FeNi, TiNi, ...) Oxide (SiO2, Al2O3, ...) Nitride (AIN, SiN, ...) All in 0.1 ~ 5 μ m range^{TiW}

0

+ various materials other than oxide or nitride

- residual stress
- less density





Heater or Electron Beam



Evaporation (PVD)

(Joule heat or Electron beam)

Metal (Cr, Au, Ni, Fe, Ti, Cu, Pt, ...) Alloy (FeNi, TiNi, SiW, ...) 蒸鍍對合金或是 Oxide (MgO, ...) 化合物的沈積成 Nitride (AIN, SiN, ...) 份控制性差

All in 0.1 ~ 5μ m range

+ high melting temp. materials

+ density higher than sputtering (EB)

Dual E-gun

evaporator

(交大半導體技術中心)

poor adhesion (JH)









Wet Etch (1) — Isotropic Etching of Silicon



- Etchant: HNA (HF, HNO3, CH3COOH)
- Room temperature (<50°C)
- Diffusion control
- High etching rate (50μm/min)
- Undercut mask
- Mask:
 - Au/Cr or Si3N4 is good
- SiO2 is simple Undercut嚴重
- Dimension定義嚴重失真



Wet Etch (2) — Anisotropic Etching of Silicon







(100)


Wet Etch (3) — 蝕刻液組成與蝕刻特性

蝕刻液	組成	温度 (°C)	蝕刻率 (µm/min)	(100)/(111) 蝕刻率比值	掺雜硼蝕刻率 降低倍數	蝕刻幕罩與 蝕刻率(nm/min)
KOH (water)	44 g 100 ml	85	1.4	400:1	≥10 ²⁰ cm ⁻³ 降低20倍	二氧化矽(1.4) 氢化矽
KOH (isopropyl)	50 g 100 ml	50	1.0	400:1		
ethylenediamine pyrocatechol	750 ml 120 g	115	0.75	35:1	≥7×10 ¹⁹ cm ⁻³ 降低50倍	二氧化矽(0.2) 氮化矽,金,銘, 銀,,銅,鉭
(water) ethylenediamine pyrocatechol (water)	100 ml 750 ml 120 g 240 ml	115	1.25	35:1		
TMAH (water)	25 %	80	0.4	*	≥2.5×10 ²⁰ cm ⁻³ 降低40倍	二氧化矽
H ₂ N ₄ (water, isopropyl)	100 ml 100 ml	100	2.0	*	魚相關性	二氧化矽,鋁
NaOH (water)	10 g 100 ml	65	0.25-1.0	*	≥3×10 ²⁰ cm ⁻³ 降低10倍	二氧化矽(0.7) 氮化矽

Wet Etch (4) — Etching apparatus



Wet Etch (5) — Corner Compensation





Pure TMAH





BR-Added (添加劑)





Mesa microstructures etched in TMAH-BR solution and pure solution without using the corner compensation technique.

Wet Etch (6) — Etching stop technology











Wet Etch (7) — 3-D 結構的限制

受限於單晶矽的鑽石立方結晶,蝕刻出來的角度是特定而無法改變
 的,不能蝕刻出特殊形狀的微結構,所以設計元件時就得考慮結構
 上的基本限制。







Dry Etch (1)

乾蝕刻沒有液態 的蝕刻溶液,主 要分為物理濺擊 或離子銑削、電 漿蝕刻、與介於 兩者之間的活性 離子 蝕刻 三類, 右圖是三者蝕刻 特性與壓力、激 發能量的分類關 係圖。

節圍



物理濺擊或離子銑削、電漿蝕刻、與活性離子蝕刻之關

Dry Etch (2) — RIE and ICP





反應性離子蝕刻(RIE)系統, NTNU MOEMS Lab.

感應耦合電漿蝕刻(ICP-RIE)系統, PIDC

Dry Etch (3) — 活性離子蝕刻系統示意圖







Dry Etch (6) — ICP-RIE SEM圖



Dry Etch (6) — ICP-RIE 缺陷



0

蝕刻溝槽外擴



蝕刻溝槽內凹



蝕刻延遲





Comb-driver



Nested Gears









濕式蝕刻裝置(成本低)



感應耦合電漿蝕刻(ICP-RIE)系統, ITRC (成本極高)





MEMS領域中微製造技術分類表

	LIGA技術	X-ray深光刻術		精密電鑄技術	微微成形技術				
	LIGA-like	紫外光厚膜光阻微	影	•純金屬電鑄	• 塑膠微結構成形 熱壓成形、射出成形				
非矽基	技術	準分子雷射微加工		•合金笔鑄					
		感應耦合電漿離子	·蝕刻 [*]		●陶瓷微结構成形				
		│電子束光刻術 │			粉末射出成形、 帶板鑄造				
	微機械加工	切削加工	微切削加工、微鑽孔加工、微銑削加工、微輪磨加工						
		非切削加工	微電鍍成形、微壓模成形、微射出成形、微沖壓成形						
坐		特殊加工	微放電加工	二、雷射微加工、離	王子束微加工、電子束微加工、				
叙			超音波微加	加工、原子力顯微加工術					
加	高分子微加工	微雷射光合高分子成形(Microstereolithography, µ-SL)							
I	技術	軟式微影技術(Soft Lithography)							
		微接觸印刷術(Microcontact Printing, μ-CP)							
		AIMIC)							
		Microtransfer Mol)	0					
		Replica Molding (REM)							
	其他低溫製程技 術與材料	聚對二甲苯(Parylene)、明膠(Gelatin)蛋白質、鐵氟龍(Teflon)、矽膠(Silicone)							
		he had a so de to.		1 y an an y					

•

0

註:感應耦合電漿離子蝕刻技術通常歸類為非等向性高深寬比矽基蝕刻技術。





犧牲層LIGA (S-LIGA)技術的應用範圍

- 微感測器的懸浮結構
 可控制流量進出的微閥門
 - 各型微致動器的移動或轉動結構等......



Acceleration microsensor



Key Features of X-ray LIGA Microstructures

- Realization of arbitrary shape
- Extreme structure height (>mm)
- Extreme aspect ratio (>100)
- Minimum lateral dimensions 0.5±0.1µm
- Surface roughness 0.03-0.05 μm
- Vertical & smooth sidewalls
- Wide variety of materials
- Successful in mass fabrication













LIGA 製程 vs. 類LIGA 製程

LIGA 製程:同步輻射X光

- 加工深度數mm、次微米級精度、深寬比>100
- 同步輻射光源為一龐大且昂貴的設備
- X-ray 光罩製作複雜且成本高

類LIGA 製程:低成本替代性光源

- m工深度 ≤ 1 mm、微米級精度、深寬比 ≤ 50
- •紫外光-厚膜光阻微影製程
- 準分子雷射
- 反應性離子蝕刻

Synchrotron Radiation Research Center (for LIGA process)







USA APS

FRANCE ESRF

JAPAN SPring-8

Low-cost Exposure System (for LIGA-like process)



Excimer Laser System



UV mask aligner



Instrument Technology Research Center, ITRC

Photomask of UV Lithography





(a) CAD Layout

(b) Chrome Mask

Source: http://daytona.ca.sandia.gov/LIGA/mask.html • (Sandia National Laboratory, USA)







成形方法:

- I. Lithography +RIE etching
- 2. Photoresist reflow
- **Direct writing of e-beam or laser**
- . Shaped light beam method
- . Grey tone mask technique





Grey tone mask technique









像素5μm 四階全像片 四階全像片astep圖

"HELLO" 影像輸出












00

EMs

 \odot









•••

微透鏡陣列壓模成果





00







Micro/Nano-Machines (機械: "kikai") create **Macro-Opportunities** (機會: "kikai") By Dr. Osamu Tabata, Ritsumeikan University Keep on moving ! By Dr. Yang, National Taiwan Normal University

00

敬請批評與指教

Thank you for your attention!







The finished d33 mode piezoelectric MEMS generator.

0